

Complete High Speed 12-Bit Monolithic D/A Converter

AD565

FEATURES

Single Chip Construction

Very High Speed: Settles to 1/2LSB in 200ns

Full Scale Switching Time: 30ns

High Stability Buried Zener Reference on Chip

Monotonicity Guaranteed Over Temperature

Linearity Guaranteed Over Temperature: 1/2LSB max

(AD565K, T)

Low Power: 225mW Including Reference

Pin-Out Compatible with AD563

Low Cost (\$16.00 in 100's AD565JN)

PRODUCT DESCRIPTION


The AD565 is a flast 12-bit digital-to-avalog converter combined with a high stability voltage reference on a single monodithic chip. The AD565 chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-turnined thin film resistor network, and buried Zener voltage reference to produce a very fast, high accuracy analog output current.

The combination of performance and flexibility in the AD565 has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565 has a 10-90% full scale transition time under 35 nanoseconds and settles to within $\pm 1/2$ LSB in 200 nanoseconds. AD565 chips are laser-trimmed at the wafer level to $\pm 1/8$ LSB typical linearity and are specified to $\pm 1/4$ LSB max error (K and T grades) at $\pm 25\%$ C. This high speed and accuracy make the AD565 the ideal choice for high speed display drivers as well as fast analog-to-digital converters.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim both the absolute value of the reference as well as its temperature coefficient. The AD565 is thus well suited for wide temperature range performance with maximum linearity error ±1/2LSB and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is 10ppm/°C.

The AD565 is available in four performance grades and two package types. The AD565J and K are specified for use over the 0 to 70°C temperature range and are both available in either a 24-pin, hermetically-sealed, side-brazed ceramic DIP, or a 24 pin plastic DIP. The AD565S and T grades are specified for the -55°C to +125°C range and are available in the ceramic package.

*Covered by patent numbers: 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486; and other patents pending.



1. The AD565 is a self-contained current output DAC and voltage reference fabricated on a single IC chip.

2. The device incorporates a newly developed fully differential, non-particaling precision current switching cell structure which combines the de accuracy and stability first developed in the AD562 with very fast switching times and an optimally-damped settling characteristic.

- 3. The internal buried zener reference is laset-trimmed to 10.00 volts with a ±1% maximum error. The reference voltage is available externally and can supply up to 1.5mA beyond that required for the reference and bipolar offset resistors.
- 4. The chip also contains SiCr thin film application resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
- 5. The pin-out of the AD565 is compatible with the industrystandard AD563 so that a system can easily be upgraded to higher speed performance without board changes.
- 6. The single-chip construction makes the AD565 inherently more reliable than hybrid multi-chip designs. The AD565S and T grades with guaranteed linearity and monotonicity over the -55°C to +125°C range are especially recommended for high reliability needs in harsh environments. These units are available fully processed to MIL-STD-883, Level B.

SPECIFICATIONS (TA = +25°C, VCC = +15V, VEE = -15V, unless otherwise specified)

MODEL	MIN	AD565J TYP	MAX	MIN	AD565K TYP	MAX	UNITS
DATA INPUTS (Pins 13 to 24) TTL or 5 Volt CMOS (T _{min} to T _{max})			9.				
Input Voltage Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5 +0.8	v v
Bit OFF Logic "0" Logic Current (each bit)			+0.8			+0.8	· ·
Bit ON Logic "1"		+120	+300	1	+120	+300	μΑ
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
DUTPUT							
Current	1.6	2.0	-2.4	-1.6	-2.0	-2.4	mA
Unipolar (all bits on) Bipolar (all bits on or off)	-1.6 ±0.8	-2.0 ±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span		-210					1000
resistors)	6k	8k	10k	6k	8k	10k	Ω
Unipolar		0.01	0.05		0.01	0.05	% of F.S.
Bipolar (Figure 1, R/= 500 fixe	d)	0.01	0.03		0.05	0.1	% of F.S.
Capacitance	1	25	0.13		25		pF
Compliance Voltage	/ ()			. 10	
Tmin to Tmax	-1.5	\	+10	-1.5		+10	V
ACSURACY (error relative to full scale) +25 C	_ `			\wedge \wedge \wedge	7+1/0	±1/4	LSB
Tuli scale) +23/C	17	(0.006)	$\pm 1/2$ (0.012)	1)) /	±1/8 (0.003)	(0.006)	% of F.S.
T _{min} to T _{max}	()	11/2	13/4		±1/4	±1/2	LSB
		(0.012)	(0.018)	X / I / I	(0.006)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY							
+25°C	_	±1/2	±3/4	/ / _	±1/4	±1/2	LSB /
	ONOTO	NICITY GU	JARANTEED	MONOTON	VICITY GUA	RANTEED	
EMPERATURE COEFFICIENTS				18	→ [
With Internal Reference Unipolar Zero		1	2		1	$\frac{1}{2}$	ppm/°C
Bipolar Zero		1 5	2 10		5	10	ppm/°C
Gain (Full Scale)		15	30		10	20	ppm/°C
Differential Nonlinearity		2			2		ppm/°C
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON		200	400		200	400	ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time		15	30		15	30	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
TEMPERATURE RANGE							
Operating	0		+70	0		+70	°C
Storage (D Package)	-65		+150	-65		+150	°C °C
Storage (N Package)	-25		+100	-25		+100	C
POWER REQUIREMENTS V _{CC} , +13.5 to +16.5V dc		2	-		3	5	mA
V _{EE} , -13.5 to -16.5V dc		3 -12	5 -18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVIT	Y						
$V_{CC} = +15V, \pm 10\%$		3	10		3	10	ppm of F.S./%
$V_{EE} = -15V, \pm 10\%$		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT							
RANGE (see Figures 4,5,6)		0 to +5	3.5		0 to +5		V
		-2.5 to +2 0 to +10	2.5		-2.5 to +2 0 to +10	2.5	V V
		-5 to +5			-5 to +5		V
		-10 to +1	0		-10 to +1	0	V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 50Ω Resistor for R2 (Fig. 4)		212112					
Bipolar Zero Error with Fixed		±0.1	±0.25		±0.1	±0.25	% of F.S.
50Ω Resistor for R1 (Fig. 5)		±0.05	±0.15		±0.05	±0.1	% of F.S.
Gain Adjustment Range (Fig. 4)	±0.25	(1)(T.A.T. T.)		±0.25	-0.00		% of F.S.
Bipolar Zero Adjustment Range	±0.15			±0.15			% of F.S.
REFERENCE INPUT Input Impedance	151-	201	2.51				
REFERENCE OUTPUT	15k	20k	25k	15k	20k	25k	Ω
Voltage	9.90	10.00	10.10	0.00	10.0-	10.5-	
Current (available for external	7.70	10.00	10.10	9.90	10.00	10.10	V
loads)	1.5	2.5		1.5	2.5		4
10440)	1.0			1.5	2.3		mA

MODEL	MIN	AD565S TYP	MAX	MIN	AD565T TYP	MAX	UNITS
DATA INPUTS (Pins 13 to 24) TTL or 5 Volt CMOS (T _{min} to T _{max})							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V V
Bit OFF Logic "0" Logic Current (each bit)						0.500	
Bit ON Logic "1" Bit OFF Logic "0"		+120 +35	+300 +100		+120 +35	+300 +100	μΑ μΑ
RESOLUTION			12			12	Bits
OUTPUT Current							
Unipolar (all bits on)	-1.6 ±0.8	-2.0 ±1.0	-2.4 ±1.2	-1.6 ±0.8	-2.0 ±1.0	-2.4 ±1.2	mA mA
Bipolar (all bits on or off) Resistance (exclusive of span			0.00000				Ω
resistors) Offset	6k	8k	10k	6k	8k	10k	
Unipolar Bipolar (Figure 5, $R_2 = 10\Omega$ fixe	- 4)	0.01	0.05		0.01 0.05	0.05 0.1	% of F.S. % of F.S.
Capacitance		25	0.17		25		pF
Combliance Voltage Thin to Tmax	-1.5 J	(+10	-1.5		+10	V
full scale) +25°C	1	±1X4	±1/2		±1/8	±1/4	LSB
T _{min} to T _{max}	ا (ر	(0.006) ±1(2	(0.012) ±3/4))	(0.003) ±1/4	(0.006) ±1/2	% of F.S. LSB
2000-01		(0.012)	(0.018)		(0.000)	(0.012)	% of F.S.
DIFFERENTIAL NONLINEARITY +25°C		±1/2	±3/4		±1/4	±1/2	LSB
THE THE	MONOTO	NICITY GU	ARANTEED	моното	NICITY GUA	RANTEED	
TEMPERATURE COEFFICIENTS With Internal Reference				L		7/ L	
Unipolar Zero Bipolar Zero		1 5	2 10		1 5	2 10	ppm/°C ppm/°C
Gain (Full Scale)		15	30		10	15	ppm/°G
Differential Nonlinearity SETTLING TIME TO 1/2LSB		2			2		ppm/°C
All Bits ON-to-OFF or OFF-to-ON		200	400		200	400	ns
FULL SCALE TRANSITION 10% to 90% Delay plus Rise Time 90% to 10% Delay plus Fall Time		15 30	30 50		15 30	30 50	ns ns
TEMPERATURE RANGE	1000						
Operating Storage (D Package)	-55 -65		+125 +150	-55 -65		+125 +150	°C °C
POWER REQUIREMENTS V _{CC} , +13.5 to +16.5V dc		3	5		3	5	mA
V _{EE} , -13.5 to -16.5V dc POWER SUPPLY GAIN SENSITIVIT	v	-12	-18		-12	-18	mA
V _{CC} = +15V, ±10% V _{EE} = -15V, ±10%		3 15	10		3 15	10 25	ppm of F.S./% ppm of F.S./%
PROGRAMMABLE OUTPUT		15	25		13	23	ppin or 1.3.7%
RANGE (see Figures 4,5,6)		0 to +5			0 to +5 -2.5 to +2	5	V V
		-2.5 to +2 0 to +10	5		0 to +10	.5	V
		-5 to +5 -10 to +10)		-5 to +5 -10 to +10)	V V
EXTERNAL ADJUSTMENTS		-10 to +1			-10 to 110		
Gain Error with Fixed 50Ω Resistor for R2 (Fig. 4)		±0.1	±0.25		±0.1	±0.25	% of F.S.
Bipolar Zero Error with Fixed 50Ω Resistor for R1 (Fig. 5)		±0.05	±0.15		±0.05	±0.1	% of F.S.
Gain Adjustment Range (Fig. 4)	±0.25	_0.03	-0.13	±0.25	-5.05		% of F.S.
Bipolar Zero Adjustment Range REFERENCE INPUT	±0.15			±0.15			% of F.S.
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT Voltage	9.90	10.00	10.10	9.90	10.00	10.10	V
voltage			V0390003050	1000000000			
Current (available for external loads)	1.5	2.5		1.5	2.5		mA